

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/711,974	10/18/2004	Brent A. Anderson	BUR920040083US1	5973	
29154 75	590 03/28/2005		EXAMINER		
FREDERICK W. GIBB, III			FORDE, REMMON R		
MCGINN & G	-	ART UNIT	PAPER NUMBER		
2568-A RIVA	ROAD	AKTONIT	TATER NOMBER		
SUITE 304		2826			
ANNAPOLIS,	MD 21401		DATE MAILED: 03/28/2009	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)			
Office Action Summary		10/711,97	4	ANDERSON ET AL.	(h)		
		Examiner		Art Unit			
		Remmon i	R. Fordé	2826			
Period fo	The MAILING DATE of this communication reply	on appears on the	cover sheet with the c	orrespondence address -	-		
THE - External after - If the - If NO - Failu Any (ORTENED STATUTORY PERIOD FOR F MAILING DATE OF THIS COMMUNICAT asions of time may be available under the provisions of 37 (SIX (6) MONTHS from the mailing date of this communicat period for reply specified above is less than thirty (30) days a period for reply is specified above, the maximum statutory are to reply within the set or extended period for reply will, by the set of the s	ION. CFR 1.136(a). In no ever ion. s, a reply within the statu period will apply and wi y statute, cause the appl	nt, however, may a reply be tim tory minimum of thirty (30) days Il expire SIX (6) MONTHS from ication to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communica O (35 U.S.C. § 133).	ition.		
Status							
1)⊠	Responsive to communication(s) filed on	04 February 200	0 5 .				
		This action is n					
3)□	,—						
Dispositi	on of Claims						
5) [6) [3] 7) [Claim(s) 1-20 is/are pending in the application of the above claim(s) 12-20 is/are with Claim(s) is/are allowed. Claim(s) 1-11 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction	thdrawn from con					
Applicati	ion Papers						
10)⊠	The specification is objected to by the Extended The drawing(s) filed on 18 October 2004 Applicant may not request that any objection Replacement drawing sheet(s) including the other oath or declaration is objected to by the oath or declaration is objected to by the oath or declaration is objected.	is/are: a)⊠ acce to the drawing(s) b correction is require	e held in abeyance. See ed if the drawing(s) is obj	e 37 CFR 1.85(a). lected to. See 37 CFR 1.12			
Priority (ınder 35 U.S.C. § 119						
12)□ a)l	Acknowledgment is made of a claim for for All b) Some * c) None of: 1. Certified copies of the priority docu 2. Certified copies of the priority docu 3. Copies of the certified copies of the application from the International Elee the attached detailed Office action for	uments have bee uments have bee e priority docume Bureau (PCT Rule	n received. n received in Applicati ents have been receive e 17.2(a)).	on Noed in this National Stage			
Attachmen			∆ □	(DTO 442)			
2) 🔲 Notic 3) 🔯 Infori	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-9- nation Disclosure Statement(s) (PTO-1449 or PTO/- r No(s)/Mail Date <u>10/18/04</u> .		4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:				

Application/Control Number: 10/711,974

Art Unit: 2826

DETAILED ACTION

Response To Election

The Examiner hereby acknowledges Applicant's election of claims 1-11, without traverse, in correspondence filed 02/04/2005.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1, 2, 4-7 and 9-11 are rejected under 35 U.S.C. 102(e) as being anticipated by Sugii et al..

Regarding claims 1, 2, 6 and 7, referencing Figure 49, Sugii et al. discloses a device structure provided with a SOI wafer provided with a substrate (1); a buried isolation layer (13) over the substrate; a semiconductor layer (5) over the buried isolation layer (13); a fin field effect transistor (FinFet) over the buried isolation layer (13); and a field effect transistor (FET) in the substrate (1), wherein a gate region (8) of the FET is planar to a gate region of the FinFet (8). (Paragraph [0169] and [0182].)

Application/Control Number: 10/711,974

Art Unit: 2826

Regarding claims 4 and 9, referencing Figure 49, Sugii et al. further discloses providing for the FET: FET source/drain regions (12) on opposite sides of the FET gate region (8); and a gate dielectric layer (7) between the FET gate region (8) and the substrate (1). (Paragraph [0182].)

Regarding claims 5 and 11, referencing Figures 41 and 49, Sugii et al. further discloses a shallow trench isolation region (6) in the substrate (1). (Paragraph [0167] and [0182].)

Regarding claim 10, referencing Figures 49, Sugii et al. further discloses that the buried isolation layer is buried oxide. (Paragraph [0182].)

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 3 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugii et al. in view of Wu et al..

Referencing Figure 49, Sugii et al. discloses a device structure provided with a SOI wafer provided with a substrate (1); a buried isolation layer (13) over the substrate; a semiconductor layer (5) over the buried isolation layer (13); a fin field effect transistor (FinFet) over the buried isolation layer (13); and a field effect transistor (FET) in the

Application/Control Number: 10/711,974

Art Unit: 2826

substrate (1), wherein a gate region (8) of the FET is planar to a gate region of the FinFet (8). (Paragraph [0169] and [0182].)

Unfortunately, Sugii et al. fails to disclose the specific claim limitations of the FinFet device (i.e. Sugii et al. discloses a FinFet device but fails to show the actual structure.

However, referencing Figures 1-11A, Wu et al. discloses a FinFet CMOS device structure provided with a semiconductor layer (3) comprising sidewalls; a first dielectric layer (4) over the semiconductor layer; a second dielectric layer (7) along each of the sidewalls of the semiconductor layer; the FinFet gate region (8) over the first and second dielectric layers; and FinFet source/drain regions (30/40) on opposite sides of the FinFet gate region (8). Wu et al. further teaches that the ability to fabricate a FinFet type device entirely in a SOI layer has allowed miniaturization of device features to be successfully accomplished with less risk of the yield degrading phenomena such as short channel effects when compared to counterpart devices formed in a semiconductor substrate. (Column 1, lines 27-35.)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to provide the disclosed FinFet structure of Wu et al. for the FinFet device as disclosed by Sugii et al. because the conventional FinFet structure is well known in the art and Wu et al. teaches that the ability to fabricate a FinFet type device entirely in a SOI layer has allowed miniaturization of device features to be successfully accomplished with less risk of the yield degrading phenomena such as

Application/Control Number: 10/711,974 Page 5

Art Unit: 2826

short channel effects when compared to counterpart devices formed in a semiconductor

substrate. (Column 1, lines 27-35.)

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Remmon R. Fordé whose telephone number is (571) 272-1916. The examiner can normally be reached on Monday-Thursday (8:00-6:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J. Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Remmon R. Fordé

NATHAN J. FLYNN SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800